Abstract-A simulation method that has proven valuable in the design of high-speed regenerative comparators such as those used in pipeline and flash analog-to-digital converters is presented. This method yields an input-referred offset voltage for the comparator while it is operating at speed, including both DC and dynamic effects such as charge injection and capacitive coupling. The speed and efficiency of the method allows the circuit designer to more fully explore the design space, and provides important insights into comparator operation.
INTRODUCTION
Comparators are one of the most basic building blocks in analog and mixed-signal circuit design. They are of primary importance in analog-to-digital converters (ADCs) and are also used as slicers in communication systems. These applications typically require a clocked comparator, which makes a comparison at a specific time. The input offset voltage of such comparators is affected by both DC and dynamic effects. Because the input offset voltage is the basic specification of the comparator's accuracy, methods for its calculation are of great importance to the designer. This paper presents a simulation method that has proven useful for this purpose.
A conceptual block diagram of a clocked comparator is shown in Fig. 1 . A change in the clock state changes the first stage from a stable reset state to an unstable regenerative state [1] . Hence the clock edge corresponding to the start of the regenerative state initiates the comparison. The digital output is updated and latched when the first stage output reaches a sufficient level to activate the R-S latch. The output remains latched until the next comparison is made. (The reset state of the clock only affects the first stage.) This configuration is sometimes referred to as an analog latch followed by a digital latch.
The decision threshold of the comparator is ideally zero. That is, if ( ) 0 P N v v − > , the output is high or a logical "1"
and if ( ) 0 P N v v − < , the output is low or logical "0". Component mismatches and other non-ideal conditions shift the decision threshold away from zero. The amount by which the decision threshold shifts is called the input offset voltage. Simulations to determine the input offset voltage of the comparator are difficult, as different inputs must be tried in order to find the actual decision threshold. The designer could use multiple simulations and successive approximation techniques to obtain the value of the decision threshold, but this method is time consuming and labor intensive. When input offset data is readily available it can impact the design process in a positive way, making it important to find an efficient method to obtain this data.
The simulation technique presented here is designed to yield the input offset voltage of a clocked comparator in a single simulation. It has been successfully used for commercial designs as well as for academic projects at both the University of California, Davis and California State University, Sacramento. This technique uses idealized components external to the comparator under test, and is called the "dynamic offset test bench" (DOTB). The DOTB includes the effects of DC offset mechanisms such as threshold voltage mismatch ( T V -mismatch), as well as transient effects such as mismatched charge injection and parasitic capacitances. These deterministic results can be combined with statistical techniques such as Monte Carlo simulations, to yield the standard deviation of the input offset voltage. An added benefit of this approach is that the mechanisms that cause offset can be simulated one at a time, isolating their respective affects on the input offset voltage and identifying major contributors. 
II. THE DYNAMIC OFFSET TEST BENCH

A. Theory of Operation
A conceptual block diagram of the DOTB is shown in Fig. 2 . The comparator under test is enclosed in a negative feedback loop containing an integrator (i.e., a servo loop). To ensure symmetry in the OD v waveform, the test bench uses an ideal differential amplifier so that OD v = − Q Q . The loop has infinite DC gain due to the integrator, which implies that in equilibrium the average value of vod is driven to zero. This in turn implies that the comparator's output will have equal numbers of ones and zeros. In this equilibrium condition, the average value of REF
is equal to the decision threshold of the comparator. is a triangle wave, it is straightforward to calculate its average value, which is the input offset voltage. Alternately, the simulation program can calculate the average value over an integer number of cycles after the loop has reached equilibrium (e.g., using a SPICE measure statement).
The waveform FB v should have peak values smaller than the resolution desired from the DOTB. The peak value of FB v depends on the integrator gain and the clock period. In order for the loop to gain equilibrium quickly, yet still have high resolution, a "gear shift" technique may be used. The gear shift lowers the gain of the integrator after equilibrium is reached so that the peak value of FB v is satisfactorily small. A smaller peak-to-peak variation in FB v leads to greater accuracy. The gear shift can be set to engage at a specific time; alternately an adaptive technique could easily be used to engage the gear shift as soon as possible after equilibrium is reached. Fig. 4 shows a practical example of the DOTB. The comparator under test was taken from [2] , where it was used in a pipelined ADC fabricated in 0.5-µm CMOS. The comparator schematic is shown in Fig. 5 . This comparator compares two differential inputs, one of which is typically a reference voltage. In Fig. 4 , these inputs are biased to a common-mode value by CM V and the resistors CM R . The resistors labeled S R are used to model the source resistances of the circuits driving the comparator. An ideal differential buffer is used to convert the digital Q and Q outputs of the comparator to a single-ended signal with an average value of zero in equilibrium. The output of the differential buffer passes through a resistive divider to provide an adjustable attenuation used to implement the gear shift. Switch S2 is initially closed, then opened to reduce the loop gain to the desired value. The integrator consists of a transconductance cell (G m -cell) loaded by a capacitor. Switch S1 is closed at the start of the simulation to reset the initial integrator output 
B. Practical Implementation
C. Examples of Use
Similar simulations were run with intentional mismatches added and all other conditions kept constant. These are summarized in Table I and will be described in the following.
In the first test a difference in threshold voltage of 10mV was added to the M1-M2 input devices. Since this error appears at the input terminals of the comparator, the resulting offset is already input referred and the DOTB simulations yielded a sensitivity of 1 V/V, as expected. In the second test the same 10mV threshold voltage mismatch was applied to M3-M4, the NMOS regenerative pair. This resulted in a 26mV input referred offset voltage and a sensitivity of 2.6 V/V. While this at first seemed counter intuitive, further investigation revealed that the gain from the input to these regenerative nodes during signal acquisition was less than 1, resulting in an amplification of the mismatch. Next the 10mV threshold voltage mismatch was applied to the PMOS regenerative pair, M5-M6. Since the connection of this second regenerative pair to the first is delayed by the switches controlled by the delayed clock, CLK1D, it was expected that this would result in less input referred offset as the first pair is given time to regenerate before the connection is made. The DOTB showed that this was indeed the case, as the resulting offset was only 1.6mV with the nominal clock delay used of 0.5ns. This test was repeated with the clock delay reduced to 0.25ns and then 0ns, with offsets of 1.9mV and 2.5mV as the results. This trend showed the value of allowing the first pair to regenerate before making the connection, although for this specific comparator the inherent delay of the swing-minimizing circuit (SMC) may be sufficient for most applications. Also, these results show that the PMOS regenerative pair may be sized more aggressively than the NMOS pair without significant degradation to the offset.
Finally, the bias current applied to the replica transistors in the SMC was varied as a mismatch in parasitic capacitance of 5fF (~10% of the total capacitance on these nodes) was applied to the gates of M3-M4, the NMOS regenerative pair. Note that the effect of this variation in TABLE I. SIMULATION RESULTS bias current is to vary the gate drive on the reset switch, affecting items such as the gain from the input to these regenerative nodes and the charge injected by this switch when data is latched. These tests showed dramatic results, with the resulting offset voltage dropping from 32.1mV for a 200µA bias current to only 0.5mV for a 50µA bias current. This clearly shows the importance of sizing and biasing the reset switch with great care. These examples clearly demonstrate the valuable insights designers can gain into their circuits through the use of the DOTB.
Test Condition
III. OTHER APPLICATIONS
The DOTB can also be combined with statistical analysis. For example, the standard deviation of the V Tmismatch between two matched transistors M1 and M2 can be calculated from 1 2
, where A is a constant for a given process and device type [3] . This information can either be combined with the deterministic sensitivity analysis shown previously, or in Monte Carlo simulations of the DOTB to find the distribution of the input offset voltage.
During simulations using the DOTB the input voltage may be so small that it that keeps the comparator balanced and therefore unable to make a definite decision. This condition is called metastability. In practice, there is a small range of input values that leads to this condition, and this range is smaller if more comparison time is allowed. Since the DOTB is designed to drive the comparator input towards metastability, its use often gives the designer the opportunity to observe a comparator simulation with a metastable input. The designer can then check for related undesirable effects (e.g., a common-mode glitch on the comparator's differential output). If the design of the comparator is such that its digital output retains the previous state when it is metastable, another interesting test is possible. By making the integrator gain very small, the output of the comparator will remain constant as the input slowly transitions across the range of metastable inputs, allowing the designer to map the metastable region.
IV. FUTURE DIRECTIONS
In addition to the practical applications of the DOTB for design, it's capabilities open the door to many other areas for research. One fascinating area being investigated by the authors involves the use of the DOTB with time varying inputs. Studies are currently underway to examine the optimization of device sizes to enhance comparator performance by the careful incorporation of memory effects. Potential applications for ADC design will be reported on in the near future.
V. CONCLUSIONS
A new simulation method for accurately determining DC and dynamic offsets in comparators called the dynamic offset test bench has been presented. Practical examples of the use of the DOTB have been discussed in detail, and additional extensions described. The increased speed and efficiency of this method will allow circuit designers to refine their comparator designs and explore the design space with new capabilities that were not available in the past.
